

CS315-01 Advanced Architecture / Final Review

Project 07

Advanced Arch

Final Review

Digital Design


Schematic Design

HDL Hardware Description Languages


Verilog VHDL (IEEE)

CHISEL (Scala)


Pipelining



Branch Prediction




Caches



Super scalar execution

Two pipelines

add t0, t1, t2
sub a0, a1, a2




Multiple issue


VLIW - Very large Instruction Word

EPIC - Explicitly parallel Instruction Set Comp
(Intel)

Itanium



Out of Order Execution




Commit stage

Speculative Execution:

Multi-core

Vector Instructions SIMD

single instruction multiple data



GPU

